Introduction
Graphene is a sp 2 bonded sheet of carbon atoms with honeycomb symmetry that shows non-dispersive transport characteristics. In graphene, electrons move as relativistic Dirac particles with a velocity ∼10× higher than in a conventional semiconductor. Carrier mobilities more than 100 000 cm 2 /V·s [1, 2] and saturation velocities of about 5 × 10 7 cm −2 s −1 have been reported [3] . These properties in addition to a high current density up to 10 9 A/cm 2 and high thermal conductivity up to 5000 W m −1 K −1 [4] make it extremely appealing for applications in electronics. The two-dimensional nature of graphene enables tight control of the carrier density using the field effect [5] , and permits the use of conventional semiconductor processing techniques.
It is worth noting that most of these extraordinary properties are related to pristine graphene [6] under slightly idealized conditions such as graphene exfoliated from highly oriented pyrolitic graphite (HOPG), suspending the sheets between metal leads, or using an ultra flat and inert substrate as BN. In research and technology, graphene is used in more complex structures, and at conditions that are determined by the targeted applications. For instance, electrical transport is subject to a variety of scattering events [7] [8] [9] [10] [11] [12] . The type of scattering mechanism that dominates in a specific sample could be derived from the magnitude of the carrier mobility (µ), and its dependence on temperature (T) and carrier density (n) [13] . Therefore, mobilities greater than 100 000 cm 2 /V·s are known to indicate scattering that is dominated by acoustic phonons, where µ AC ∼ 1/n [1, 2, 9] . This is typical for graphene when the substrate is removed and it is heated in order for the adsorbates to volatilize. Long-range Coulomb scattering results in mobilities of the order of 1000-10 000 cm 2 /V·s that are independent of carrier density, n [8, 10, 11] . It is related with charge impurities on graphene or more likely at the supporting insulator substrate. Neutral defects become significant in either highly defective samples or at high carrier densities and mobility dominated by short-range scatter, µ SR ∼ 1/n [7, 11, 14, 15] .
In most of the electronic applications graphene is supported by a dielectric substrate (typically SiO 2 or high-k dielectrics) or by semi-insulating SiC. In this cases the values of the electron mean free path l gr and mobility observed in supported graphene are usually significantly lower than in a suspended one. Sonde at al [16] studied the local l gr in graphene deposited on 4H
-SiC (DG-SiC) i.e (graphene exfoliated from highly oriented pyrolitic graphite (HOPG) and deposited on 4H -SiC(0001)), graphene epitaxially grown on 4H -SiC(0001) (EG-SiC) and graphene deposited on SiO 2 (DG-SiO 2 ), by scanning capacitance spectroscopy. The electron mean free path in DG-SiC was more than four times longer than in DG-SiO 2 . This difference can be related to the difference in the permittivity of SiC (ε SiC = 9.7) and SiO 2 , and respectively to the lower coupling of the 2DEG (two-dimensional electron-gas) with SPP (surface polar phonons) in SiC than in SiO 2 . On the other hand l gr in EG-SiC is on the average 37% of the l gr in DG-SiC and exhibits large variations from point to point, due to presence of a laterally inhomogeneous positively charged layer at the EG/SiC interface.
Giannazzo et al. [17] used a method based on scanning capacitance microscopy/spectroscopy to obtain 2D maps of the electron free path (l) in graphene obtained by mechanical exfoliation of highly oriented pyrolitic graphite (HOPG) and deposited on substrates with different dielectric permittivity, that is, SiO 2 , 4H -SiC(0001) (k SiC = 9.7) and the very-high-k perovskite strontium titanate, SrTiO 3 (001), referred to briefly as STO (k STO = 330). Such maps are a powerful instrument to understand the scattering mechanisms such as charge impurities (CI) and resonant scattering (RS) limiting the transport properties in graphene at room temperature. CI can be adsorbed on graphene, or located at the graphene/substrate interface while, according to the density functional theory calculation, RS in graphene occurs naturally for vacancies, and adsorbates like H, OH and CH 3 , CH 2 OH [18] . It was shown that CI are the main source of the lateral inhomogeneity of l in graphene on low-k substrates, while the role of RS as a limiting factor for l was more pronounced in graphene on high-k STO.
For high performance applications mobility maximization and uniformity are required at the wafer scale, therefore techniques producing graphene with unique azimuthal orientations over a whole wafer are needed. In the following we discuss graphene materials grown on SiC which meets the above requirements.
The graphitization of hexagonal SiC crystals during annealing at high temperature in vacuum was reported by Badami DV as early as 1962 [19] . Under such annealing conditions the top layers of SiC crystals undergo thermal decomposition. Since Si has the highest partial vapour pressure, Si leaves the surface while C nominally remains on the surface, rearranges and re-bonds to form epitaxial graphene layers possessing in-plane sp 2 bonding [20] [21] [22] .
Graphene formation occurs in a top-down manner starting by decomposition of the SiC substrate surface and proceeding into the SiC bulk [23, 24] . Decomposition of about three Si -C bilayers (∼0.75 nm) is required in order to arrange one graphene layer (∼0.34 nm). On the Si face of SiC, initially a C-rich (6√3 × 6√3) R30° surface reconstruction occurs, which is known as a buffer layer or zero graphene layer [25] . In such layers the C atoms are arranged in a similar honeycomb structure to graphene, but there is 30% covalent bonding to underlying Si atoms [17] . Thus the buffer layer provides a template for subsequent epitaxial growth. It has been debated whether growth of graphene on SiC is really epitaxial under conditions of a large lattice mismatch between SiC (3.073 Å) and graphene (2.46 Å) as the carbon self-rearranges on the SiC substrate surface rather than being deposited on the SiC surface, as would arise in a classical epitaxial growth [26] . However, it has to be noticed that growth of graphene on SiC by Si sublimation does not occur on a pristine SiC surface, but is mediated by the C-rich reconstructed surface which, due to its structural compatibility with grapheme, appears to be a perfect template for graphene formation in an ordered manner, i.e. epitaxially.
In terms of electrical properties, the buffer layer is not equivalent to graphene. This layer is not conducting and does not bear the electronic properties of graphene because of the sp 3 bonding to the SiC substrate. The buffer layer is responsible for the n-type doping of pristine graphene on SiC (0001) due to the presence of unsaturated Si bonds.
In the course of graphene growth a new buffer layer forms below the first one that is simultaneously converted to graphene. A second graphene layer can grow in the same manner. It is more difficult to grow multilayer graphene on SiC [27] due to the decreased Si desorption rate from the buried SiC decomposition front. Si removal in this case occurs via diffusion through defects in graphene (mainly terrace edges) and/or the sample edge. More graphene layers form when pronounced defects, like polishing scratches and micro-pipes, are present on the substrate surface.
It has been shown that the graphene on Si-face SiC grown at high temperature, 2000 °C, possesses superior properties such as structural integrity and uniformity of graphene over hundreds of micrometers, as well as reproducible mobility and carrier concentrations across a half-centimeter wafer, which allowed precise measurements of quantum Hall resistance [28] .
On the other hand, on the C face of SiC the first graphitic layer grows on top of the SiC substrate without causing a strong rearrangement of the surface structure. There are still debates about the structure of the interface layer, i.e.
whether graphene growth on the C face is preceded by ordered surface reconstructions [29] or a disordered/amorphous interface layer [30] .
Low bias STM (scanning tunneling microscopy) images revealed a graphitic structure, indicating that the interaction between graphene and the SiC surface is weaker on the C face than on the Si face of the SiC substrate [29] .
Coby et al. [30] report formation of an amorphous layer at the interface of graphene films grown via thermal decomposition of C-face 4H -SiC at 1600 °C. Electron energy loss spectroscopy (EELS) demonstrates that the amorphous layer is carbon-rich. Few-layer graphene films grown under similar conditions on Si-face substrate were not observed to contain any such amorphous layer [31] .
Nicorta et al. [32] show that for high growth temperatures like 1900 °C the graphene/SiC interface is dominated by a thin amorphous film which strongly suppresses the epitaxy of graphene on the SiC substrate, since its thickness ∼1.1-1.4 nm is bigger than the range of chemical bonds between atoms of the first graphene layer and the last SiC bilayer. This film maintains an almost fixed thickness regardless of the number of the overlying graphene layers. Highresolution EELS shows the presence of C, Si and O. Structurally, the amorphous layer is inhomogeneous, as its Si concentration gradually decreases while moving from its substrate-looking side toward graphene. The presence of oxygen is due elsevier_VAC_6968 to the stronger reactivity of the amorphous interface which allows its incorporation during and after the sublimation process.
Bouhafas et al. [33] showed an increase in the thickness of the amorphous layer between graphene and 4H -SiC with increasing growth temperature of 1800 °C, 1900 °C and 2000 °C using independently SE (spectroscopic ellipsometry) and HRTEM (high resolution transmission electron microscopy) analysis.
Ostler et al. [34] demonstrated with the aid of XPS (x-ray photoelectron spectroscopy), ARPES (angle-resolved photoelectron spectroscopy), LEEM (low-energy electron microscopy), and DFT (density functional theory) that, if the graphitization process starts from the nonpolar and planes of hexagonal SiC, no buffer layer is formed. On SiC the graphene layer thickness distribution is difficult to control while on SiC the graphene coverage is more uniform with larger areas of monolayer graphene.
Reasonable understanding of graphene growth modes has been reached for existing SiC polytypes [35] . A study by Robinson et al. [36] found that the graphene uniformity and carrier concentration of graphene grown on SiC substrates are correlated with the SiC off-cut angles and the crystallographic orientation of the miss-cut. Nicotra et al. [37] studied the properties of epitaxial graphene over the steps of 4H -SiC(0001) substrates with an 8° off-axis angle in the direction. The combined analysis of scanning transmission electron microscopy (STEM), electron energy loss spectroscopy (EELS) and conductive atomic force microscopy (CAFM) offer evidence that the typical buffer layer on the planar (0001) face of SiC detaches from the substrate on the facets of the steps, and becomes quasi-freestanding graphene. This fact may explain the observed local rise of the graphene sheet resistance due to a lower substrate-induced doping and the appearance of an additional graphene layer at the step facets. A very localized enhancement in the resistance was detected at the junction between monolayer (1L) and bilayer (2L) graphene regions using CAFM. First-principles transport calculation clarified the purely quantum mechanical origin of this phenomenon, i.e., weak wave-function coupling between the 1L π/π* bands with the respective first bands of the 2L region gives rise to a strong suppression of the conductance for energies within ±0. 48 eV from the Dirac point [38] .
Growth of graphene on off-xis SiC (4° or 8° off cut) with low doped epilayers is of interest from a point of view of transistor design and integration of the graphene devices with such on SiC. However, graphene growth on off-cut substrates is a challenging task when 1 ML graphene is targeted. Commonly multilayer graphene is formed which is accompanied by new morphological features. Tapping mode ("Tapping mode" is not necessary to be Bold.) atomic force microscopy (t-AFM) showed the formation of wrinkles with approximate 1-to 2 nm height and 10-to 20 nm width in the few layers of graphene (FLG) grown on 4H -SiC(0001) 8° off-axis. The wrinkles are preferentially oriented in the direction perpendicular to the step edges of the SiC terraces as a result of the release of the compressive strain accumulated in FLG during the sample cooling due to a thermal expansion coefficient mismatch between graphene and SiC [39] . Further
Eriksson et al. [40] elucidated the influence of surface morphology on the electronic properties of epitaxial graphene, and in particular how it affects the thickness uniformity and the unintentional doping from the substrate. He found that the monolayer coverage depends on the terrace width of the as-grown EG/SiC. A more homogeneous coverage is favoured by wider terraces in the range of 300 to approx. 1200 nm. It was also observed that increasing the terrace width from 300 nm to 1200 nm resulted in an estimated reduction of n-type carriers by 8 × 10 12 cm −2
.
In addition to thermal decomposition of SiC, graphene grown by CVD (Chemical Vapor Deposition) on SiC substrates is under development [41, 42] . The CVD of graphene using a propane gas as the carbon precursor relies critically on the creation of dynamic flow conditions by Ar in the reactor that simultaneously stop the Si sublimation and enable the mass transport of the propane to the SiC substrate. The value of the Reynolds number was tuned, experimentally to enable the formation of an Ar boundary layer that is thick enough to stop Si evaporation but thin enough to allow the diffusion of propane to the SiC surface [41] . Further the same group [43] study morphological and electronic properties of nitrogendoped epitaxial graphene grown by CVD on 4H -SiC(0001) since nitrogen doped graphene is important in biological applications, as the nitrogen doping may enhance biocompatibilitybiocompatability of the carbon-based material [44, 45] .
Recently, CVD grown graphene on SiC was reported to possess properties required for quantum metrology. This original hybrid growth method is employing the advantages of both the growth on a single crystal substrate like SiC and CVD as a tunable method [46] .
A number of reviews describing physical properties of graphene [ 47] , graphene synthesis and device applications [48] have been published. Since epitaxially grown graphene on SiC provides potential for the large-scale integration of graphene electronics in this work we present a coherent picture of the achievements of graphene devices on SiC, critically pointing out the advances and the drawbacks.
Graphene FET transistors for post Si CMOS applications
Graphene is just one or a few atoms thick and exhibits high carrier mobility; hence it is natural to use it in field-effect transistor designs as channel material. In a graphene field-effect transistor (GFET) the transport of the injected carriers in the graphene channel can be controlled by a gate induced-electric field. If a negative bias is applied to the gate it will raise the electron energy, while a positive bias lowers it. Graphene is ambipolar, so that when E F is below the neutrality point E NP (also referred to as the Dirac point), transport involves holes, while for E F > E NP electrons are transported. When the Fermi energy is changed by the gate, the density-of-states (DOS) and correspondingly the carrier density (E F ∼ √n) will change. This is type of "switching" is characteristic of graphene field effect transistors because graphene is a zero band-gap semiconductor. Hence, unlike transistors processed on conventional semiconductors with an energy band-gap, a GFET does not turn off completely, even though DOS = 0 at the neutrality point. There still remains some conductivity of the order of G min = 4e2/πh [49] . This is a serious issue that inhibits graphene application in digital electronics [48] . Typical current on/off (I on /I off ) ratios that can be achieved by gating of a graphene transistors are of the order of 10 in a conventional design. This number depends on the quality of graphene and the gating efficiency. Digital transistors utilized in logic applications, on the other hand, require on/off ratios higher than about 10 4 , according to ITRS (International
Technology Roadmap for Semiconductors) [50] . There is much research effort aimed at opening a band-gap in graphene based on i) lateral confinement in graphene ribbons [51, 52] and ii) combination of single and bilayer graphene regions [53] [54] [55] .
Unfortunately, these all present different problems.
Graphene nanoribbons [51, 52] exhibit a very interesting device behavior [56] , but they have to be extremely narrow (smaller than 3 nm) with very small deviation in the width in order to avoid uncontrollable changes in the band-gap. It has been shown that a band-gap of 100-150 meV can be induced in bilayer graphene by applying a perpendicular electrical field. However this band-gap is not sufficient to obtain high enough on/off ratios [52] for transistor applications.
Zhou et al. [57] experimentally demonstrated by angle-resolved photoemission spectroscopy that a graphene grown on a SiC substrate had a gap of about 0.26 eV, which makes it a promising channel material for FETs. The authors believe that the bandgap is induced by the symmetry breaking in graphene A and B sub-lattices due to interaction with the substrate. Unfortunately, data about on/off ratio have not been provided.
From a manufacturing point of view, it is highly convenient to prepare an entire substrate of graphene on an insulator and then obtain single devices and integrated circuits through patterning [58] .
Kedzisiki et al. [58] reported MEG (multilayered epitaxial graphene) transistors built on both the C-and Si-faces on SiC. Measured mobilities indicate that the graphene structure non-uniformities are responsible for the mobility variation between chips and faces. Typically the Si-face multilayered graphene show a significantly lower mobility than the C-face multilayered graphene. Mobilities as high as 5000 cm 2 /V·s were obtained for C-face devices.
Yoh et al. [59] measured device characteristics of graphene FETs grown on Si-face 4H -SiC that show typical ambipolar effect against gate voltage and drain current versus drain voltage characteristics (I ds −V ds ) curve with on/off ratio over 100 at 1.4 K.
Cheli et al. [60] proposed a model of a nanoscale FET based on epitaxial graphene on SiC for digital applications, with on/off ratio of 50 and a sub-threshold slope of 145 mV/dec that can be obtained with a supply voltage 0.25 V. This represents significant progress toward solid-state integration of graphene electronics, but not yet sufficient for digital applications. Via theoretical modelling it was predicted [61] that the ITRS (International Technology Roadmap for Semiconductors) requirements can be met using graphene-on-SiC Tunnel Field Effect Transistors (TFET) with on/off ratios exceeding 10 4 even with a low supply voltage of 0.15 V for devices with a gate length down to 30 nm (Fig. 1) . Here, an energy band-gap of 0.26 eV [57] was assumed.
Another approach in obtaining a high on/off current ratio of 2.7 × 10 3 is to use semiconducting source/drain regions as proposed in Refs. [62] [63] [64] . This device is referred to as a semiconductor/source/drain GFET (SGFET). These two types of FETs were both fabricated using the same processes.
First ion -implantation was carried out. The doped source and drain regions (the n-SiC and n + -SiC regions in Fig. 2b were formed by implanting P + ions at room temperature (RT) followed by implanting B + ions at RT. B was introduced into the SiC substrates under the graphene channel region to avoid parasitic metal-oxide-semiconductor FET (MOSFET) operation. After the ion implantation process, activation annealing was carried out in an Ar atmosphere. The effective depths of both the P + and B + were 0.2 µm. After formation of the doped regions, graphene layers were formed on the SiC (0001) surface in a following manner; 0-2 monolayers (MLs) of graphene were grown on a monoatomic interfacial layer called zero-layer (ZL) and earlier explained as a buffer layer, by vacuum annealing. The 0-2 graphene MLs on the ZL were converted into 1-3 MLs of graphene without a ZL by annealing in hydrogen in order to achieve well-controlled interface with a low number of traps and no Fermi-level pinning. The graphene channels were patterned by in an O 2 plasma. The gate dielectric (Al 2 O 3 ) was deposited by metal-organic chemical vapor deposition. An aluminum gate electrode was deposited by thermal evaporation and patterned using a wet etching process. Contact holes for the source and drain regions were formed by hydrofluoric (HF) acid wet etching. Then, titanium source and drain electrodes were deposited by electron beam evaporation and patterned with a lift-off process. The channel length (L) and width (W) of the fabricated GFETs were 40 µm and 20 µm, respectively and they were both 20 µm of the SGFETs. The shorter channel length of the SGFETs contributed to it having a higher drain current than the GFET. The value of the on/off ratio for the SGFETs could be determined by the modulation range of the Schottky barrier height. Fig. 2 (a) shows a conventional GFET with metal source/drain electrodes and 2(b) SGFET with n-SiC source/drain regions with the SchottkyShottky barrier at the graphene/n-SiC contact.
S. Hertel [65] proposed a metal semiconductor field-effect transistor structure in which n-doped SiC plays the role of semiconducting channel material, as-grown monolayer graphene (MLG) is used as source and drain electrodes and quasi-free-standing bilayer graphene (QFBLG) as the Schottky gate. The latter is obtained by local hydrogen intercalation. The transistor has on/off ratio which is within 3-4 orders of magnitude depending on the operation mode. This is a non-conventional concept because it operates only on graphene, SiC and their interfaces. The device performance is not essentially limited and may be custom-made according to specific requirements. In particular, the contact resistances can be improved by four orders of magnitude by contact implantation. Different intercalation conditions, variation of off-angle of the substrate, design optimization, and so on are expected to lead to uniform and therefore higher effective Schottky barriers. This will allow for higher currents, higher operation speed and higher operation temperatures that can be suitable for more stringent operation conditions.
Waldmann et al. [66] presented a scheme (Fig. 3) for the fabrication of bottom-gated epitaxial graphene devices, which is based on nitrogen implantation into a SiC wafer and subsequent graphene growth. The device can work in a broad temperature range (6-300 K). Ultimately two gating regimes can be employed, which opens a wide engineering area for tailored devices by adjusting the doping of the gate structure. Such a bottom-gate structure is suitable for both small size devices and on the wafer scale.
The characteristics can be modified over a wide range by appropriate selection of the doping concentrations. Since the bottom gate allows the graphene surface to be exposed, various surface treatments are possible on a working device. Therefore, the device concept opens new pathways for stimulating applications in science and technology.
The continuous device scaling and performance improvements required by the ITRS are facing a grand challenge as conventional Si CMOS (complementary metal-oxide-semiconductor) scaling comes to its fundamental physical limits. New solutions are expected from graphene researchers.
Ye et al. [67] reported an epitaxial graphene MOSFET (metal-oxide-semiconductor field-effect transistors) as a novel channel material with extracted electron effective mobility as high as 5400 cm 2 /V·s. The graphene films were grown on the carbon face of semi-insulating 4H -SiC by hot-wall CVD. This carrier mobility is already ten times better than silicon technology, which has decades of optimization.
Transistor concepts based on graphene nano-ribbons (GNR) may open a new pathway towards digital logic devices. However, the creation of controlled band-gaps by quantum confinement of carriers in GNRs remains a significant challenge for circuit implementation by conventional lithographic processes. The methods that allow fabrication of GNRs down to sub-5 nm width are not yet site-controlled or reproducible.
Recently, a promising solution has been proposed by Hwang et al. [68] who report the fabrication of top-gated ∼10 nm wide GNRFETs by lithography on large area epitaxial graphene (EG) on SiC substrates. They observe for the first time, the opening of 
FETs. The array GNRFETs consisting of parallel arrays of 30 GNRs were fabricated and the I D versus V GS of the 30-array GNRFET was compared with that of a single GNRFET. An increase of the drain current was observed, which is one of the benefits of array GNRFETs. They also observed a high maximum drain current density of 12 mA/µm from the total channel width. Such high current drives have never been reported in any semiconductor device. This high current carrying capability was attributed to the high electrical and thermal conductivity of the GNR channels due to the absence of lateral scattering, coupled with the excellent thermal conductivity of the underlying SiC substrate. The high current drives are attractive from many viewpoints: for high-performance transistors with fast switching and possibly for integrated interconnects. The authors expect that with further scaling of the widths of wafer-scale clean GNRFETs, graphene based transistors can show promising potential for practical applications. However the on/off current ratio of 10× at room temperature is still not sufficient, which implies further that increase of the band-gap, by reduction of the ribbon width is required.
Graphene RF-transistors and amplifiers
As discussed in the previous section, use of graphene as a digital switch is not straightforward due to the absence of an energy band-gap. However, its outstanding carrier mobility, the high transconductance of graphene devices, and the atomic size thinness and robustness of the material are excellent merits suited for high speed analog electronics; precisely radio-frequency (RF) transistors. In analog RF applications, though appropriate, it is not critical to completely switch-off the device [48] . Taking as an example signal amplifiers, which is the major application of RF transistors, the transistor is in the on-state and the RF signal to be amplified is superimposed on the DC gate bias.
One of the most important figures-of-merit for judging the performance of RF devices is the cut-off frequency, f T . It is defined as the frequency at which the short circuit current gain becomes unity and is normally used to compare the capabilities of different channel materials. In a RF device f T = g m /2πC, where g m (g m = dI/dVg) and C are the dc transconductance and capacitance of the device, respectively [5, 69] . Optimization of f T in graphene FETs involves increasing g m and minimizing the capacitance. Cut-off frequencies are important for determining the intrinsic speed of these devices. For analog applications, another valuable figure-of-merit is the maximum oscillation frequency f max [70] . This value is typically defined as the frequency at which unilateral gain (U) becomes unity [71] ; f max is the highest possible operating frequency before a transistor loses its ability to amplify power. Both f T and f max are important figures of merit of transistor performance. The first one reflects the intrinsic behavior of a transistor channel, whereas the second one also strongly depends on the device layout and can be further enhanced, for example, by optimizing the gate contact leads.
Promising results were published [73] demonstrating RF GFET with f T = 100 GHz processed on wafer-scale graphene on SiC. This 100-GHz cut-off frequency exceeds those of graphene FETs previously reported [72] as well as those of Si MOS FETs of the same gate length (∼40 GHz at 240 nm). Although current saturation was difficult to achieve and f max was not sufficiently high, this pioneering work has demonstrated the high potential of graphene on SiC for electronic device applications. It should be noted that the graphene used primarily had a modest mobility of ∼1500 cm 2 V −1 s −1 and the gate length was, by today's industry standards, long (240 nm). This suggests that the material and device optimization could lead to drastic improvements in device performance.
In fact, the second generation of SiC-based GFETs showed much higher f T values, e.g., exceeding 300 GHz, with 40 nm channel length (Fig. 4) [74, 75] . Furthermore, better current saturation and thinner gate oxides have resulted in an improved f max of ∼40 GHz.
Wu et al. [75] demonstrated RF devices with optimized design showing voltage and power gains attaining 20 dB. Voltage gain of more than 20 dB at 1 GHz was measured for longer channel devices. This can be explained by the better current saturation behavior with smaller output conductance (g d ) in these devices. This large voltage gain is the highest achieved so far using graphene.
In Fig. 4 the RF performance of epitaxial graphene grown on SiC is analyzed.
The peak f T is above 300 GHz for 40 nm devices with the highest value of 350 GHz obtained from the best device. This is also supported by the dc projection of f T = g m /2 πC ox where gm is the transcondutance and C ox is the gate capacitance. The experimental results are consistent with the value derived from the modelling by Gummel's method [76] shown in the inset [75] .
Wafer-scale graphene integrated circuits (IC)
Stimulating advancement has been achieved in discrete transistors and circuits operating on single graphene devices [77] [78] [79] . Lately, the first wafer scale graphene broadband frequency mixer, operating at frequencies up to 10 GHz, was fabricated on graphene on SiC [80] . In this IC circuit all GFETs and inductors were realized on a single wafer. Mixing was achieved by the FET channel resistance modulation which is a different concept from the conventional mixers where nonlinear devices like Schottky barrier diodes are used. The mixer performance was insensitive to temperature changes and this is a clear advantage of graphene usage in such IC applications. The performance of the frequency mixer is displayed in Fig. 5 .
Frequency mixing based on the ambipolar behavior of graphene has also been demonstrated [77] . These results suggest that complex graphene devices with functional performance can be made on epitaxial graphene.
IC voltage amplifiers based on graphene of wafer scale have been fabricated [75, 77] but only moderate power gains (3 dB) have been demonstrated up to now (Fig. 6 ). Achieving better current saturation and thus increasing the gain are currently the focus of much effort.
Moon et al. [81] suggested a completely passive resistive FET mixer in short gate length graphene FETs. It was shown that with no drain bias, no DC power dissipation is consumed. The conversion loss of 14-to 17 dB is demonstrated at 2-to 10 GHz and 18 dB at 20 GHz.
Madan et al. [82] reported graphene RF mixers in the ambipolar geometry, using quasi-free-standing epitaxial graphene on SiC. Ambipolar mixing was achieved via gate mixing of the LO (local oscillator) and RF input signals. They measured very high conversion gain by using optimized growth and synthesis techniques, metal contact development, and dielectrics integration. Hydrogen intercalation was employed to separate the graphene from the SiC substrate and improve the transport properties, e.g., carrier mobility was as high as 3000 cm 2 /V·s at 10 13 carriers per cm 2 . Low contact resistances at the metal-graphene interface are achieved by oxygen plasma pre-treatment, whereas dielectric seeding is attained using a direct deposited layer of HfO 2 before ALD film growth. In order to achieve record high conversion gain of −14 and −16 dB at LO power 0 dBm at 4.2 and 10 GHz, respectively a graphene RF transistor is designed with gate length 750 nm, width 20 µm, and equivalent oxide thickness ∼2.5 nm. This result is 100× better than previously reported ambipolar mixing.
S. Hertel et al. [83] reported a new concept of monolithic circuits for digital operation based on low cost n-type SiC substrates on which p-type epilayers are grown to form a p-n junction. Graphene grown on top is locally hydrogen intercalated under the gate. The authors significantly improved the transistor parameters and go beyond the single transistors by connecting resistors and transistors to simple circuits. In particular, they show inverter and NAND gate operation. Although the processing comprises rather too many key steps, the proposed scheme is suited to form complex circuits and a full digital logic while the concept adds full digital functionality to graphene high-frequency electronics on the wafer scale. 
Graphene detectors
Small (micron and submicron sized) semiconductor Hall effect devices [84] have been successfully used for magnetic field sensing in industrial applications [85] [86] [87] . Graphene is an ideal material for Hall elements which may connect the remarkable properties of graphene, i.e. extremely high carrier mobility and atomically thin active layer, to produce magnetic sensors with high sensitivity, excellent linearity and remarkable thermal stability [88] . Panchal et al. [89] fabricated graphene Hall sensors with the width ranging from 0.5 to 20 µm. The epitaxial graphene was grown by sublimation of Si and subsequent graphene formation on the Si-terminated face of a nominally on-axis 4H -SiC substrate at 2000 °C and 1 bar argon gas pressure [90] . The minimum detectable field of a typical 10-µm graphene sensor is ≈2.5 µT√Hz, making them comparable with state of the art InSb semiconductor devices of the same size and carrier concentration [91] [92] [93] and superior to device made of CVD graphene, capable to detect magnetic fields ≈43 µT√Hz [94] .
The applicability of quasi-free standing (QFS) graphene on SiC for magnetic field detection has been recently addressed by Ref. [95] , who focused on material issues. Initially graphene was deposited on the Si-face of SiC by CVD while QFS bilayer graphene was made by hydrogen atom intercalation of monolayer graphene. This graphene exhibits high carrier mobility reaching 5000 cm 2 /V, and electrical stability throughout the device processing cycle. The problem of the step-edge-induced offset voltage anisotropy in Hall effect sensors is discussed. It comes from the step-terrace geometry of the SiC substrates which typically results in graphene thickness non uniformity originating from the step edges. The impact on the quantum Hall effect has been elucidated in Ref. [96] .
Step edge induced resistance anisotropy was revealed in CVD graphene on SiC [97] . Based on that it was concluded in Ref. [95] that in Hall effect sensors the step-edge-induced offset voltage anisotropy, which is a threat to the device operation, needs to be minimized by consciously orienting the Hall element, so that the constant electric current flows either in the direction perpendicular or parallel to the pattern of silicon carbide terraces and step edges.
THz radiation is very promising for many application fields, especially because there is a "terahertz gap" that reflects the lack of both THz sources and detectors which are easily and economical to operate. One possibility for the realization of a THz detector is by exploiting the Landau quantization in quantum Hall detectors based on graphene.
Direct RF to mm-wave detection is used for power detectors in mobile communications, cellular handsets, and test equipment for power monitoring and control. For RF to mm-wave power detectors, the linear-in-decibel dynamic range is important. In the silicon CMOS transistor-based detectors the linearity of the dynamic range is poor. Moon et al. [81] reported graphene FETs detectors, in which the DC output voltage is very linear concerning the input RF power level, representing a >40 dB linear-in decibel region with square-low detection.
Sensitive room-temperature terahertz detectors have been recently featured in Nature nanotechnology [98] . It is suggested that significant improvements of room-temperature graphene terahertz detectors are possible using local gates or locally doped regions to define p-n junctions.
Using SiC as a substrate for graphene, offers the possibility of vertical device design based on semiconductor heterojunctions. Anderson et al. [99] made a UV detector based on an epitaxial graphene/SiC heterojunction. The application of graphene is to minimize absorption losses, resulting in high-efficiency sensing while maintaining the low dark current associated with a p-n junction.
Graphene based sensors
The energy band structure of graphene is unique with its linear and vanishing density of states about the Dirac point which makes it extremely sensitive to chemical gating because the Fermi level changes largely with small changes in carrier concentration. The latter can be caused by adsorbed molecules donating or withdrawing electrons. It has been shown that since single layer graphene sensors have every atom exposed at the surface, they have the potential of high sensitivity, down to single molecule detection at low power and room temperature [100] . In the same article it is stated that sensors made from graphene are capable of detecting individual events when a gas molecule attaches to or detaches from a graphene surface. The adsorbed molecules change the local carrier concentration in graphene, which leads to step-like changes in resistance. The achieved sensitivity is also due to the fact that graphene is an exceptionally low-noise material electronically [101] . Sensors utilizing epitaxial graphene on SiC have the potential to avoid graphene transfer and its subsequent placement on a desired substrate which is a mandatory procedure in the case of any other type of graphene [100] . Hence, simpler and more reproducible devices can be produced. Epitaxially grown graphene on SiC has, as a sensor material, major advantages over graphene produced by exfoliation from HOPG (highly-ordered pyrolytic graphite) or by reduction of graphene oxide, such as coverage, homogeneity and control over the number of graphene layers, and consequently, electronic properties.
In a much cited work, Pearce et al. [102] fabricated simple resistive gas sensors on epitaxial single layer and multilayer graphene on SiC for ultra-sensitive NO 2 detection. The response to 2.5 ppm NO 2 of the multi-layer sensor after 1 h exposure time at 25 °C was ∼0.01 Ω. In contrast, the single layer graphene on SiC sensor provided a response of ∼550 Ω after 1 h exposure time at 25 °C (Fig. 7) .
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The extreme sensitivity of the single layer graphene device is assumed to be due to the low concentration of charge carriers. The lower sensitivity of the multi-layer device is proposed [102] to be related to some additional conduction through graphene layers that are not exposed to the gas. The lower sensitivity may be also due to a higher number of charge carriers in the top graphene layers which are screened from the electron donation of the SiC substrate and are exposed to hole doping by oxygen from the environment. The response of the multi layer graphene device is comparable to nanocrystalline graphitic materials grown on SiC [103] . The importance of using one monolayer graphene to increase the sensitivity of gas sensors is further elucidated [104, 105] . Fig. 8 demonstrates that the response of sensors made on 1 ML graphene is fully reproducible [106] .
Large area graphene (mm scale) commonly exhibits bilayer (2LG) patches of µm size. Although small, they affect the graphene carrier concentration and mobility locally and may contribute to an inferior performance when found in a device area. This is due to the fact that the energy-k dispersion in a bilayer graphene deviates from the linear one tending to parabolic. Bilayer regions were identified by scanning Kelvin probe microscopy (SKPM) [40, 104] optical microscopy [107] and optical reflectance mapping [108] . The effect of bilayer areas on the electronic response to environmental gating of a monolayer graphene Hall bar device is investigated [105] . Environmental gating involves the donation and withdrawal of electrons by the controlled adsorption of gas molecules which shift the Fermi level of graphene. In this case there is no need of a dielectric inducing large effective fields. The effective gate voltage is determined by the concentration of adsorbates and the amount of charge transferred by each adsorbed species. The effective charge or equivalent gate voltage on the graphene device can be tuned from electron-doped to hole-doped by the adsorption of electron withdrawing gases which neutralize the electron donation from the buffer layer. Controlled environment SKPM of devices allows unparalleled access to the device surface enabling the changing work function of the device to be mapped as it is tuned through the charge neutrality point. While gated transport measurements can be used to show the overall response of the device they do not show nano-scale effects of inhomogeneity on the device response. A combination of controlled environment transport and SKPM measurements is thus useful for understanding the effect of 2LG inclusions and changing contact resistance for sensing applications and enables a nanoscale understanding of gating effects for all graphene devices.
In a very recent paper A. Di Bartolomeo [109] has reviewed the state-of-the art of the research on graphene/semiconductor Schottky junctions and their possible applications. It is emphasized that such structures have a great potential for gas sensor devices. In the case of epitaxial graphene on SiC it is pointed out that the Schottky barrier is lowered by the n-type doping from the substrate due to the different work functions of SiC and graphene. The charge transfer from SiC to graphene was studied in
Ref. [ 110] where the saturation density of n-type doping of single layer graphene was estimated around 10 13 cm −2 (corresponding to E F ∼ 0.4 eV) for a 0.3 nm SiC surface-to-graphene spacing and a bulk donor density 10 19 cm −3 in the SiC buffer layer. Since the number of studies of Schottky diodes made on epitaxial graphene on SiC is limited [ 111] it is too early to conclude on the prospective of such devices. Moreover, it has been unambiguously demonstrated that a workable Schottky contact can be achieved after hydrogen intercalation [65] . For the graphene solution-gated field effect transistors (SGFETs), the reported high carrier mobilities for electrons and holes suggest devices with large transconductances and, thus, high sensitivities. Besides the detection of electrolyte properties, such as pH or ionic strength [112] , graphene SGFETs are also appropriate for the studies of complex systems, e.g. electrical activity of living cells [113] .
Hess et al. [114] show performance of graphene SGFETs in terms of gate sensitivity and compare to other SGFETs technologies. He found the graphene transistors to be clearly superior, confirming the potential of graphene SGFETs for sensing applications in electrolytic environments.
Graphene SGFETs were prepared from epitaxial graphene on the Si-face of SiC by thermal decomposition at 1600 °C under argon atmosphere [115] . The transconductive sensitivity of the SiC-graphene is found to exceed 1 mS/V, which is 5 times higher than for silicon and can be explained by the combined effect of high interfacial capacitance and the large carrier mobilities in graphene.
Electrochemical immunosensors characteristics are superior to other type of immunosensors. These include high sensitivity, fast response, simplicity, and relatively low cost [119, 120] .
Teixera et al.
[121] report novel chemically-modified epitaxial graphene diagnostic sensor for ultrasensitive detection of the biomarker hCG (human chorionic gonadotropin). This is key diagnostic marker of pregnancy and cancerous tumors found in the prostate, ovaries and bladder. Multi-layer epitaxial graphene (MEG), grown on silicon carbide substrates, was patterned by means of electron beam lithography. The MEG channels were amine terminated using 3-Aminopropyl-triethoxysilane (APTES) for the subsequent attachment of anti-hCG antibody to the channel. Detection of binding of hCG with its graphene-bound antibody was monitored by measuring reduction of the channel current of the graphene biosensor. These graphene biosensors are capable of detecting hCG concentrations as low as 0.62 ng/mL (Fig. 9 ), 30 times more sensitive than an ELISA test (enzyme-linked immunosorbent assay) performed under the same conditions.
Graphene application in metrology
The Quantum Hall effect (QHE) [122] , which arises in two-dimensional electron gas (2DEG) systems, allows the international standard for resistance to be defined in terms of the electron charge and Planck's constant, because quantum resistance can be defined by these universal constants. Despite several decades of research on the quantum Hall effect, the level of precision necessary for metrology, a few parts per billion, has been achieved only in a very small number of 2DEG structures, such as Si FET and elsevier_VAC_6968 III-Vs heterostructures [123] . Among the unconventional transport properties of electrons in graphene, anomalous "half-integer" Quantum Hall Effect has been shown to be promising for development of quantum Hall resistance standard with superior characteristics [28, 124, 125] . Unusual QHE in graphene has been observed even at room temperature [126] . Graphene, in principle, is an ideal material for applications as a quantum resistance standard, because of a very large spacing of the Landau levels compared to conventional 2DEGs [127] . The QHE resistance standard is supposed to be accurate (no corrections to the fractions of R K = h/e 2 ), universal (material independent) and robust (same resistance over a range of magnetic fields, temperatures, currents).
Graphene on SiC has an additional advantage for quantum resistance metrology that the breakdown current density, i.e. the maximum current that graphene can sustain before quantum Hall effect vanishes, can be at least an order of magnitude higher than the best values achieved in semiconductors [128] .
Indeed, in a recent direct comparison of quantum Hall resistance (QHR) between epitaxial graphene and GaAs [124, 129] , the present system of choice for QHR, the relative uncertainty of 10 −10 was limited by the lower breakdown current in the GaAs device, suggesting that a graphene-based resistance standard can allow for an even higher precision. Together with possibilities to measure at relatively low field [130] graphene on SiC represents a very promising candidate platform for novel quantum Hall resistance standards with higher performance, higher than the current performance of the existing standards.
Researchers from the National Physics Laboratory (NPL), UK teamed with researchers from Sweden have first demonstrated the potential of epitaxial graphene on SiC for novel quantum resistance standard [28] . Typical layout of the device, which is a
Hall bar with eight contacts, is illustrated in Fig. 10 [125] . Hall bars of different size have been used, from 160 µm × 35 µm down to 11.6 µm × 2 µm, but the advantage of the larger size is that it can sustain a much higher current before QHE breaks down.
Monolayer graphene on semi-insulating (0001) terminated 4H -SiC substrates, which showed an excellent suitability for QHE studies and application, was produced by high temperature decomposition/sublimation of SiC [131, 132] . The process and the particular substrate support an epitaxial formation of graphene which is a prerequisite of high structure quality material. Typical characteristics are: stepped surface and n-type conductivity with electron concentration in the range of (5-8) × 10 11 cm −2 , and mobility about 2400 cm 2 /V at room temperature. Steps are due to the substrate structure and do not affect the continuity of the grown graphene.
Judging from the robustness of the quantization and wide operational parameter space, epitaxial graphene should be the material of choice for quantum resistance metrology.
The results on material independence are the strongest evidence so far for the hypothesis that the resistance is quantized in units of h/Ne 2 , and thereby support the pending redefinition of the SI units for kilogram and ampere in terms of Planck's constant (h) and the electron charge (e).
Conclusions and outlook
In this review we have presented recent progress and trends in device applications of graphene on SiC, produced by thermal decomposition of the substrate. Although promising, graphene-based electronics faces many obstacles before it can become a competitive technology. One of the issues related to a large scale production is the control of variability from device to device, which is mainly related to the intrinsic non uniformities of large area SiC substrates. It is, in fact, a challenge of all graphene production methods intended for electronic applications, because individually derived graphene flakes and transferred foils are not fully reproducible. The fundamental problem of absence of an energy band-gap is a topic Graphene-based gas sensors allow the ultimate sensitivity such that the adsorption of individual gas molecules could be detected. Large arrays of such sensors would increase the detection area, allowing higher sensitivity for short-time exposures and the detection of active (toxic) gasses in minute concentrations. Although resistive epitaxial graphene sensors have now been proven to be very sensitive the integration of a graphene layer as the channel in a gas sensitive FET device would maximize the potential of epitaxial graphene as a viable gas sensing film. Graphene on SiC FETs are usually top gated with a dielectric deposited on top of a graphene channel. To allow for gas interaction with the epitaxially grown graphene, a new type of field effect transistor device must be developed e.g. back gated devices. Graphene-based biosensors are more than sufficiently sensitive to detect the lower limit of hCG hormone in clinical samples.
Recent progress in growth of graphene with high carrier mobilities, together with smart device designs is expected to further utilize the substantial advantages of epitaxial graphene for electronic applications. Progress in this direction relies on the advance of well-controlled growth technologies which can enable thickness uniformity of the graphene layer as well as reproducible mobility and carrier concentration at wafer scale SiC (>100 mm in diameter). Use of novel substrates, e. g. 3C SiC, to enhance graphene quality, is a promising technological path. Continuous exploration of unique physical phenomena, will increase the potential of graphene on SiC technology for microelectronics far beyond quantum metrology which is the most established application area of this graphene to date.
Surface engineering of graphene is one of the roads to produce graphene-based structures utilizing the unique graphene properties, e.g. ballistic transport for high speed devices. Unresolved tasks for graphene transistors include opening a substantial band-gap in graphene, fabricating large-area graphene transistors that operate in the current-saturation regime and engineering graphene nanoribbons with small and well-defined widths.
Precise control of monolayer graphene and manipulation of the interface, for example, elimination of buffer layer and doping with appropriate elements, are crucial for novel microelectronics applications.
Uncited references [47] ; [111] .
